@@ -4250,16 +4250,6 @@ pipe_class ialu_reg_fat(rRegI dst)
4250
4250
ALU : S3; // any alu
4251
4251
%}
4252
4252
4253
- // Long ALU reg operation using big decoder
4254
- pipe_class ialu_reg_long_fat(rRegL dst)
4255
- %{
4256
- instruction_count(2);
4257
- dst : S4(write);
4258
- dst : S3(read);
4259
- D0 : S0(2); // big decoder only; twice
4260
- ALU : S3(2); // any 2 alus
4261
- %}
4262
-
4263
4253
// Integer ALU reg-reg operation
4264
4254
pipe_class ialu_reg_reg(rRegI dst, rRegI src)
4265
4255
%{
@@ -4270,16 +4260,6 @@ pipe_class ialu_reg_reg(rRegI dst, rRegI src)
4270
4260
ALU : S3; // any alu
4271
4261
%}
4272
4262
4273
- // Long ALU reg-reg operation
4274
- pipe_class ialu_reg_reg_long(rRegL dst, rRegL src)
4275
- %{
4276
- instruction_count(2);
4277
- dst : S4(write);
4278
- src : S3(read);
4279
- DECODE : S0(2); // any 2 decoders
4280
- ALU : S3(2); // both alus
4281
- %}
4282
-
4283
4263
// Integer ALU reg-reg operation
4284
4264
pipe_class ialu_reg_reg_fat(rRegI dst, memory src)
4285
4265
%{
@@ -4290,16 +4270,6 @@ pipe_class ialu_reg_reg_fat(rRegI dst, memory src)
4290
4270
ALU : S3; // any alu
4291
4271
%}
4292
4272
4293
- // Long ALU reg-reg operation
4294
- pipe_class ialu_reg_reg_long_fat(rRegL dst, rRegL src)
4295
- %{
4296
- instruction_count(2);
4297
- dst : S4(write);
4298
- src : S3(read);
4299
- D0 : S0(2); // big decoder only; twice
4300
- ALU : S3(2); // both alus
4301
- %}
4302
-
4303
4273
// Integer ALU reg-mem operation
4304
4274
pipe_class ialu_reg_mem(rRegI dst, memory mem)
4305
4275
%{
0 commit comments